2 019 Ø 005

Searching PAJ

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

58-037808

(43)Date of publication of application: 05.03.1983

(51)Int.Cl.

HD4N

// HO4B 12/02

(21)Application number : 56-135007

(22) Date of filing:

28.08.1981

(71)Applicant

(72)Inventor :


HASHIMOTO YOSHITAKA

SONY CORP

(54) PROCESSOR OF DIGITAL SIGNAL

(57)Abstract.

PURPOSE: To attain the shared use of a signal processor, by constituting a processor of digital signals of different sampling frequencies so that it can process a digital signal having a high sampling frequency and supplying the signals after converting the time exis of the digital signal having a low sampling frequency. CONSTITUTION: A video data processor 1 is so constituted as to actuate the higher sampling frequency (fsh) than the sampling frequency (fsl) in the form of a clock and in a field using a CCD for example. The video data of frequency (fsh) is supplied as it is to the processor 1 and then delivered as it is. While the video data of frequency (fsl) is supplied to a terminal 2. A clock pulse CK1 synchronized with the frequency (fal) is supplied to a terminal 4. A pulse CK1 is supplied to a clock and control signal producing circuit 5, and a clock pulse CK2 of frequency (fah) is formed. A time axis converting oircuit 6 consisting of an RAM for example is provided between the terminal 2 and the device 1. Thus an adversely converted video data is obtained at an output terminal 3.



LEGAL STATUS

Date of request for examination)

Date of sending the examiner's decision of rejection)

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

Number of appeal against examiner's decision of rejection]

Date of requesting appeal against examiner's decision of rejection

[Date of extinution of right]

Copyright (C); 1998,2000 Japan Patent Office